# 18-349: Introduction to Embedded Real-Time Systems

### Lecture 4: ARM ASM Part 2

#### **Anthony Rowe**

Electrical and Computer Engineering Carnegie Mellon University





### Kaboom Explained...



# Last Lecture

#### Exceptions

Vector Table

#### Pipelining

- What is it?
- Why do we do it?

#### ARM ISA Introduction

- Move operations
- Arithmetic operations
- Logical operations
- Comparison operations
- Multiply operations
- Conditionals

Electrical & Computer

# **ARM ISA Quick Reference**

#### ARM<sup>®</sup> and Thumb<sup>®</sup>-2 Instruction Set Quick Reference Card

Electrical & Computer ENGINEERING

Key to Tables			
Rm {, <opsh>}</opsh>	See Table Register, optionally shifted by constant		
<operand2></operand2>	See Table Flexible Operand 2. Shift and rotate are only available as part of Operand2.	<reglist></reglist>	A comma-separated list of registers, enclosed in braces { and }.
<fields></fields>	See Table <b>PSR fields</b> .	<reglist-pc></reglist-pc>	As <reglist>, must not include the PC.</reglist>
<psr></psr>	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)	<reglist+pc></reglist+pc>	As <reglist>, including the PC.</reglist>
C*, V*	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.	+/-	+ or (+ may be omitted.)
<rs  sh=""></rs>	Can be Rs or an immediate shift value. The values allowed for each shift type are the same as those	§	See Table ARM architecture versions.
	shown in Table Register, optionally shifted by constant.	<iflags></iflags>	Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt).
x,y	B meaning half-register [15:0], or T meaning [31:16].	<p_mode></p_mode>	See Table Processor Modes
<imm8m></imm8m>	ARM: a 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.	SPm	SP for the processor mode specified by <p_mode></p_mode>
	Thumb: a 32-bit constant, formed by left-shifting an 8-bit value by any number of bits, or a bit	<lsb></lsb>	Least significant bit of bitfield.
	pattern of one of the forms 0xXYXYXYXY, 0x00XY00XY or 0xXY00XY00.	<width></width>	Width of bitfield. <width> + <lsb> must be &lt;= 32.</lsb></width>
<prefix></prefix>	See Table Prefixes for Parallel instructions	{X}	RsX is Rs rotated 16 bits if X present. Otherwise, RsX is Rs.
{IA IB DA DB}	Increment After, Increment Before, Decrement After, or Decrement Before.	{!}	Updates base register after data transfer if ! present (pre-indexed).
	IB and DA are not available in Thumb state. If omitted, defaults to IA.	{S}	Updates condition flags if S present.
<size></size>	B, SB, H, or SH, meaning Byte, Signed Byte, Halfword, and Signed Halfword respectively.	{T}	User mode privilege if T present.
	SB and SH are not available in STR instructions.	{R}	Rounds result to nearest if R present, otherwise truncates result.

Operation		§	Assembler	Su	oda	tes	1	Action	Notes
Add	Add		ADD{S} Rd, Rn, <operand2></operand2>	N	z	C V	V I	Rd := Rn + Operand2	N
	with carry		ADC{S} Rd, Rn, <operand2></operand2>	N	z	сı	V I	Rd := Rn + Operand2 + Carry	Ν
	wide	T2	ADD Rd, Rn, # <imm12></imm12>				H	Rd := Rn + imm12, imm12 range 0-4095	Т, Р
	saturating {doubled}	5E	Q{D}ADD Rd, Rm, Rn				F	Rd := SAT(Rm + Rn) doubled: $Rd := SAT(Rm + SAT(Rn * 2))$	Q
Address	Form PC-relative address		ADR Rd, <label></label>				I	Rd := <label>, for <label> range from current instruction see Note L</label></label>	N, L
Subtract	Subtract		SUB{S} Rd, Rn, <operand2></operand2>	N	Z	C V	V I	Rd := Rn – Operand2	N
	with carry		SBC{S} Rd, Rn, <operand2></operand2>	Ν	Z	сv	V I	Rd := Rn – Operand2 – NOT(Carry)	Ν
	wide	T2	SUB Rd, Rn, # <imm12></imm12>	Ν	Z	сv	V I	Rd := Rn – imm12, imm12 range 0-4095	Т, Р
	reverse subtract		RSB{S} Rd, Rn, <operand2></operand2>	Ν	Z	C V	V I	Rd := Operand2 – Rn	Ν
	reverse subtract with carry		RSC{S} Rd, Rn, <operand2></operand2>	Ν	Z	C V	V I	Rd := Operand2 – Rn – NOT(Carry)	A
	saturating {doubled}	5E	Q{D}SUB Rd, Rm, Rn				F	Rd := SAT(Rm - Rn) doubled: $Rd := SAT(Rm - SAT(Rn * 2))$	Q
	Exception return without stack		SUBS PC, LR, # <imm8></imm8>				F	PC = LR – imm8, CPSR = SPSR(current mode), imm8 range 0-255.	Т
Parallel	Halfword-wise addition	6	<prefix>ADD16 Rd, Rn, Rm</prefix>				I	Rd[31:16] := Rn[31:16] + Rm[31:16], Rd[15:0] := Rn[15:0] + Rm[15:0]	G
arithmetic	Halfword-wise subtraction	6	<prefix>SUB16 Rd, Rn, Rm</prefix>				F	Rd[31:16] := Rn[31:16] - Rm[31:16], Rd[15:0] := Rn[15:0] - Rm[15:0]	G
	Byte-wise addition	6	<prefix>ADD8 Rd, Rn, Rm</prefix>				F	$ \begin{array}{l} Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] + Rm[23:16], \\ Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0] \end{array} $	G
	Byte-wise subtraction	6	<prefix>SUB8 Rd, Rn, Rm</prefix>				F	$ \begin{array}{l} Rd[31:24] := Rn[31:24] - Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], \\ Rd[15:8] := Rn[15:8] - Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0] \end{array} $	G
	Halfword-wise exchange, add, subtract	6	<prefix>ASX Rd, Rn, Rm</prefix>				H	Rd[31:16] := Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16]	G
	Halfword-wise exchange, subtract, add	6	<prefix>SAX Rd, Rn, Rm</prefix>				F	Rd[31:16] := Rn[31:16] - Rm[15:0], Rd[15:0] := Rn[15:0] + Rm[31:16]	G
	Unsigned sum of absolute differences	6	USAD8 Rd, Rm, Rs				ł	$ \begin{array}{l} Rd := Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) \\ + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0]) \end{array} $	
	and accumulate	6	USADA8 Rd, Rm, Rs, Rn				ł	$ \begin{array}{l} Rd := Rn + Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) \\ + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0]) \end{array} $	

### **Branch Instructions**

- To change the flow of execution or to call a routine
- Supports subroutine calls, *if-then-else* structures, loops
- Change of execution forces the pc to point to a new address
- Different branch instructions on the ARM
  - B{<cond>} label
  - BL{<cond>} label
  - BX{<cond>} Rm





### **Lecture Overview**

- ARM ASM Part 2
  - Addressing Modes (review)
  - Batch load
  - Stack
- Memory Mapped Input Output (MMIO)





# LDR and STR

- LDR and STR instructions can load and store data on a boundary alignment that is the same as the datatype size being loaded or stored
- LDR can only load 32-bit words on a memory address that is a multiple of 4 bytes – 0, 4, 8, and so on
- LDR r0, [r1]
  - Loads register r0 with the contents of the memory address pointed to by register r1
- STR r0, [r1]

- Stores the contents of register r0 to the memory address pointed to by register r1
- Register r1 is called the base address register

### **LDR/STR Example**

- The memory location to be accessed is held in a base register
  - STR r0, [r1]

- ; Store contents of r0 to location pointed
- ; to by contents of r1.

LDR r2, [r1]

- ; Load r2 with contents of memory location
- ; pointed to by contents of r1



# Addressing Modes (1-4)

- ARM provides three addressing modes
  - Preindex with writeback
  - Preindex
  - Postindex
- Preindex mode useful for accessing a single element in a data structure
- Postindex and preindex with writeback useful for traversing an array





# Addressing Modes (2-4)

- Preindex
  - Same as preindex with writeback, but does not update the base register
  - Example: LDR r0, [r1, #4]
- Preindex with writeback
  - Calculates address from a base register *plus* address offset
  - Updates the address in the base register with the new address
  - The *updated base register value* is the address used to access memory
  - Example: LDR r0, [r1, #4]!

#### Postindex

Electrical 🞸 Computer

Only updates the base register after the address is used

10

• Example: LDR r0, [r1], #4

# Addressing Modes (3-4)

PRE r0 = 0x00000000 r1 = 0x00009000mem32[0x0009000] = 0x01010101 mem32[0x0009004] = 0x02020202

Preindexing with writeback	Preindexing	Postindexing
LDR r0, [r1, #4]!	LDR r0, [r1, #4]	LDR r0, [r1], #4
POST r0 = 0x02020202 r1 = 0x00009004	<pre>POST r0 = 0x02020202 r1 = 0x00009000</pre>	POST r0 = 0x01010101 r1 = 0x00009004

# Addressing Modes (4-4)

- Address <address> accessed by LDR/STR is specified by
  - A base register plus an offset
- Offset takes one of the three formats

Electrical & Computer

1. Immediate: offset is a number that can be added to or subtracted from the base register

 Example: LDR r0, [r1, #8];
 r0 \$\&mem[r1+8]

 LDR r0, [r1, #-8];
 r0 \$\&mem[r1-8]

2. Register: offset is a general-purpose register that can be added to or subtracted from the base register

Example:	LDR	r0,[r1,	r2];	r0	$\langle \mathbf{p} \rangle$	mem[r1+r2]
	LDR	r0,[r1,	-r2];	r0	$\langle \mathbf{a} \rangle$	mem[r1-r2]

12

3. Scaled Register: offset is a general-purpose register shifted by an immediate value and then added to or subtracted from the base register Example: LDR r0, [r1, r2, LSL #2]; r0 maxim mem[r1+4\*r2]

# **Multiple-Register Transfer**

- Load-store-multiple instructions can transfer multiple registers between memory and the processor in a single instruction
- Advantages
  - More efficient than single-register transfers for moving blocks of data around memory
  - More efficient for saving and restoring context and stacks
- Disadvantages
  - ARM does not interrupt instructions when executing ⇒ load-store multiple instructions can increase interrupt latency
- Compilers can limit interrupt latency by providing a switch to control the max number of registers that can be transferred on a load-store-multiple

LDM<cond><addrMode> Rn {!}, <registerList>{^} STM<cond><addrMode> Rn {!}, <registerList>{^}



# More on Load-Store-Multiple

- Transfer occurs from a base-address register Rn pointing into memory
- Transferred registers can be either
  - Any subset of the current bank of registers (default)
  - Any subset of the user mode bank of registers when in a privileged mode (postfix instruction with a '^')
    - Processor not in user mode or system mode
    - Writeback is not possible, i.e., ! cannot be supported at the same time
    - If pc is in the list of registers, additionally copy spsr to cpsr
- Register Rn can be optionally updated following the transfer
  - If register Rn is followed by the ! character
- Registers can be individually listed or lumped together as a range
  - Use a comma with "{" and "}" parentheses to list individual registers
  - Use a "-" to indicate a range of registers

Electrical & Computer

• Good practice to list the registers in the order of increasing register number (since this is the usual order of memory transfer)

# Addressing Modes for Load-Store-Multiple

- Suppose that N is the number of registers in the list of registers
- xxxIA (increment after)
  - Start reading at address Rn; ending address is Rn + 4N 4
  - Rn! equals Rn + 4N
- xxxIB (increment before)
  - Start reading at address Rn+4; ending address is Rn + 4N
  - Rn! equals Rn + 4N
- xxxDA (decrement after)
  - Start reading at address Rn 4N + 4; ending address is Rn
  - Rn! equals Rn 4N
- xxxDB (decrement before)
  - Start reading at address Rn 4N; ending address is Rn 4
  - Rn! equals Rn 4N
- ARM convention: DB and DA are like loading the register list backwards from sequentially descending memory addresses

Electrical & Computer

# Things to Remember

- Any register can be used as the base register
- Any register can be in the register list

- Order of registers in the list does not matter
- The lowest register always uses the lowest memory address *regardless of the order in which registers are listed in the instruction*
- LDM and STM instructions only transfer words
  - Unlike LDR/STR instructions, they don't transfer bytes or half-words
- Can specify range instead of individual registers
  - Example: LDMIA r10!, {r12, r2-r7}
- If the base register is updated (using !) in the instruction, then it cannot be a part of the register set
  - Example: LDMIA r10!, {r0, r1, r4, r10} is not allowed

### **Examples**

PRE r0 = 0x00080010
r1 = 0x0000000
r2 = 0x00000000
r3 = 0x00000000
mem32[0x8001c] = 0x04
mem32[0x80018] = 0x03
mem32[0x80014] = 0x02
mem32[0x80010] = 0x01

	0x00080020	0x05	
	0x0008001c	0x04	
	0x00080018	0x03	
0	0x00080014	0x02	
(original)	0x00080010	0x01	
	0x0008000c	0x00	

LDMIA r0!, {r1-r3}

POSTr0 = 0x0008001c
r1 = 0x01
r2 = 0x02
r3 = 0x03

LDMIB r0!, {r1-r3} POSTr0 = 0x0008001c r1 = 0x02 r2 = 0x03 r3 = 0x04



### **Example 1: Saving & Restoring Registers**

- Here's what we want to accomplish
  - Save the contents of registers r1, r2 and r3 to memory
  - Mess with the contents of registers r1, r2 and r3
  - Restore the original contents of r1, r2 and r3 from memory & restore r0

```
PRE r0 = 0x00009000
r1 = 0x09
r2 = 0x08
r3 = 0x07
; store contents to memory
STMIB r0!, {r1-r3}
; mess with registers r1, r2, r3
MOV r1, #1
MOV r2, #2
MOV r2, #2
```

```
MOV r3, #3
; restore original r1, r2, r3
LDMDA r0!, {r1-r3}
```



	0x0000900c	0x07
	0x00009008	0x08
~ 0	0x00009004	0x09
(original) —	0x00009000	

ARM convention: Highest memory location maps to highest numbered register

# **Example 1: Block Copying**

#### Here's what we want to accomplish

- Copy blocks of 32 bytes from a source address to a destination address
- r9 points to the start of the source data
- r10 points to the start of the destination data
- r11 points to the end of the source data

```
loop
; load 32 bytes from source address and update r9 pointer
LDMIA r9!, {r0-r7}
; store 32 bytes to destination address and update r10 pointer
STMIA r10!, {r0-r7}
; check if we are done with the entire block copy
CMP r9, r11
; continue until done
BNE loop
```





## **Stack Operations**



- Pop (removing data from a stack) uses load-multiple
- Push (placing data on a stack) uses store-multiple
- Stacks are ascending or descending
  - Ascending (A): Grow towards higher memory addresses
  - Descending (D): Grow towards lower memory addresses
- Stacks can be full or empty
  - Full (F): Stack pointer sp points to the last used or full location
  - Empty (E): Stack pointer sp points to the first unused or empty location
- Four possible variants

Electrical <mark>&</mark> Computer

- Full ascending (FA) LDMFA & STMFA
- Full descending (FD) LDMFD & STMFD
- Empty ascending (EA) LDMEA & STMEA
- Empty descending (ED) LDMED & STMED

# Stacks on the ARM

- ARM has an ARM-Thumb Procedure Call Standard (ATPCS)
  - Specifies how routines are called and how registers are allocated
- Stacks according to ATPCS
  - Full descending
- What does this mean for you?

- Use STMFD to store registers on stack at procedure entry
- Use LDMFD to restore registers from stack at procedure exit
- What do these handy aliases actually represent?
  - STMFD = STMDB (store-multiple-decrement-before)
  - LDMFD = LDMIA (load-multiple-increment-after)





**Embedded Real-Time Systems** 

### Example

PRE r1 = 0x00000002 r4 = 0x0000003 sp = 0x00080014

STMFD sp!, {r1, r4}

	0x00080018	0x05	1
sp —	0x00080014	0x04	
(original)	0x00080010	Empty	
	0x0008000c	Empty	

	0x00080018	0x05	
	0x00080014	0x04	
	0x00080010	0x03	
sp →	0x0008000c	0x02	
(final)		-	



# **SW Stack Checking**

- Three stack attributes to be preserved (/swst assembler option)
- Stack base
  - Starting address of the stack in memory
  - If sp goes past the stack base, stack underflow error occurs
- Stack pointer (sp)
  - Initially points to the stack base
  - As data is inserted when a program executes, sp descends memory and points to top of the stack
- Stack limit (sl)

- If sp passes the stack limit, a stack overflow error occurs
- ATPCS: r10 is defined as s1
  - If sp is less than r10 after items are pushed on the stack, stack overflow occurs

**Embedded Real-Time Systems** 

### **Call Chain**

Electrical & Computer



24

Llear Mada	3	c 0			
User mode	3	:1			
	r2				
	3	:3			
	3	:4			
	1	:5			
	3	<b>:6</b>			
	3	:7			
	3	:8			
	3	:9			
	r	10			
	r	11			
	r	12			
	r13	(sp)			
	r14	(lr)			
	r15	(pc)			
	cl	bsr			

R13 – Stack Pointer (SP) R14 – Link Register (LR) R15 – Program Counter (PC)

### **Instruction Support for Functions**

```
main()
       {
          ...
         sum(a,b);
                    // a,b:r4,r5
       }
       int sum(int x, int y)
         return x + y;
       }
       address
                                 @ x = a
       1000 mov r0, r4
Α
       1004 mov r1, r5
                                 @ y = b
                                 (a) Ir = 1012 branch to sum
       1008 bl
                  sum
R
       1012 ...
Μ
       2000 sum: ADD r0, r0, r1
       2004 BX lr
                            @ MOV pc, lr i.e., return
       Note: cheturos touaddress 1012
```

NGINEERING

# **Register Saving Conventions**

- When procedure yoo calls who:
  - yoo is the caller
  - who is the callee
- Can Register be used for temporary storage?
- Conventions (ATPCS is part of ABI)
  - Application Binary Interface (ABI)
  - "Caller Save"
    - Caller saves temporary values in its frame before the call
    - R0-R3
  - "Callee Save"

- Callee saves temporary values in its frame before using
- R4-R11 (sometimes R12)

# **Register Usage**

Arguments into function Result(s) from function otherwise corruptible (Additional parameters passed on stack)

	0
_	r0
	r1
	r2
	r3
_	

Register

Register variables Must be preserved

r4	
r5	
<b>r6</b>	
r7	
r8	
r9/sb	- Stack base
r10/sl	- Stack limit if software stack checking selected
r11	

Scratch register (corruptible)

Stack Pointer Link Register Program Counter

Electrical & Computer



**r**12

SP should always be 8-byte (2 word) aligned
 R14 can be used as a temporary once value stacked

### **Course Hardware**



#### Raspberry Pi 2 BCM2836 SoC Broadcom 900 MHz quad-core ARMCortex-A7 Cores: 4 L1 cache: 32 KB instruction, 32 KB data \* L2 cache: 512 KB \* RAM: 1 GB RAM (off chip) SDHC slot for Flash Broadcom VideoCore IV Released Feb 2015

#### AND lots of I/O devices...

Electrical & Computer

\* Estimate based on sleuthing...



28

# **Rpi Boot Process**

- 3 bootloaders
- First stage (on-chip ROM):
  - ARM in RESET mode
  - Has code to load FAT32 file system on SD card and loads bootcode.bin into memory to be used by GPU
- Second stage (bootcode.bin):
  - Enables on-chip RAM
  - Loads start.elf from SD card into memory for GPU
- Third stage (start.elf):
  - Contains GPU firmware and splits up the 1 GB of RAM between GPU and ARM CPUs (more about this in lab1)
  - Then looks on SD card for kernel.img and loads it to 0x8000 and sets \*one\* ARM CPU pc=0x8000
  - kernel.img -> Enables JTAG hardware

### Interfacing Peripheral Devices to the Processor

- So far we have looked at the ARM instruction set, programmer's model
- Up next: How do we interface peripheral devices to the processor?
- We will look at
  - How do we set up (configure) peripheral devices?
  - How do we check the status of the devices?
  - How do we communicate with peripheral devices?



### **Software Addressing of I/O Devices**

- Two ways of addressing I/O devices from the CPU
  - Memorymapped I/O
    - Devices are mapped in memory address space, e.g., the 7-segment LED
    - Standard load and store instruction can manipulate devices
  - Port-mapped I/O
    - Devices are **not** kept in memory address space
    - Special processor instructions request data from devices
      - Example
        - IN REG, PORT
        - OUT REG, PORT
- Which one is better?

- Memorymapped I/O uses the same load/store paradigm, but costs some of the address space
- Full address space is available for port-mapped I/O, but requires extra instructions and control signals from the CPU

### Example

- Device manufacturer will typically specify the registers that will be used to set up and control the device
- The hardware designers will specify the address of these devices on your system
- You will write code to set up the devices, use the devices



### Example

- Example: Suppose your hardware board has a 7-segment LED display
- Assume that the device manufacturer specifies that there is a register that can be written to display a character on the LED
  - The device manufacturer will also provide a table that determines the contents of the register for each character to be displayed)
  - The hardware designer will specify the address where this register is mapped (assume that you are given that the device is mapped at 0x20200000

...

- If you wanted to display a character "P" on the LED, the code you will write will look like
  - LDR R0,=0x2020000
  - MOV R1,#0x0C
  - STRB R1,[R0]



### Writing Code to Access the Devices

 Portability issues – hard-coding the address may pose problems in moving to a new board where the address of the register is different

LDR  $R0_{,}=0x20200000$ 

MOV R1,#0x0C

STRB R1, [R0]

Should use EQU assembler directive: Equates a symbolic name (e.g., BASE) to a numeric value

BASE EQU 0x2020000

LDR R0, =BASE

- *Can* also access devices using C programs
  - C pointers can be used to write to a specific memory location unsigned char \*ptr;

ptr = (unsigned char \*) 0x2020000;

\*ptr = (unsigned char) 0x0C;

Electrical & Computer

### **I/O Register Basics**

- I/O Registers are NOT like normal memory
  - Device events can change their values (e.g., status registers)
  - Reading a register can change its value (e.g., error condition reset)
    - For example, can't expect to get same value if read twice
  - Some are readonly (e.g., receive registers)
  - Some are writeonly (e.g., transmit registers)
  - Sometimes multiple I/O registers are mapped to same address
    - Selection of one based on other info (e.g., read vs. write or extra control bits)
- Cache must be disabled for memorymapped addresses why?
- When polling I/O registers, should tell compiler that value can change on its own and therefore should not be stored in a register
  - volatile int \*ptr; (or int volatile \*ptr;)

### Making the case for volatile

- Have you experienced any of the following in your C/C++ embedded code?
  - Code that works fine-until you turn optimization on
  - Code that works fine-as long as interrupts are disabled
  - Flaky hardware drivers
  - Tasks that work fine in isolation-yet crash when another task is enabled
- volatile is a qualifier that is applied to a variable when it is declared
- It tells the compiler that the value of the variable may change at any time---most importantly, even with no action being taken by the code that the compiler finds nearby



### Syntax of volatile

volatile variable

volatile int foo; int volatile foo;

pointer to a volatile variable

volatile int \*foo; int volatile \*foo;

- volatile pointer to a non-volatile variable (very rare) int \* volatile foo;
- volatile pointer to a volatile variable (if you're crazy)
   int volatile \* volatile foo;
- If you apply volatile to a struct or union, the entire contents of the struct/union are volatile
  - If you don't want this behavior, you can apply the volatile qualifier to the individual members of the struct/union.
     Electrical & Computer

# The Use of volatile (1)

- A variable should be declared volatile if its value could change unexpectedly
  - Memory-mapped I/O registers
  - Global variables that can be modified by an interrupt service routine
  - Global variables within multi-threaded applications
- Example: Let's poll an 8-bit I/O status register at 0x1234 until it is non-zero

```
unsigned int *ptr = (unsigned int *) 0x1234;
// wait for I/O register to become non-zero
while (*ptr == 0);
// do something else
```

Electrical & Computer ENGANEERING with this code? How wollar begin Mellon University

# The Use of volatile (2)

 Example: Write an interrupt-service routine for a serial-port to test each character to see if it represents an EOL character. If it is, we will set a flag to be TRUE.

```
int eol_rcvd = FALSE;
void main() { ... while (!eol_rcvd) { // Wait } ... }
interrupt void rx_isr(void) { ... if (EOL == rx_char) { How might an optimizer handle
this code? How would you fix it?
```



### **Thoughts on volatile**

- What does the keyword volatile accomplish?
  - Tells the compiler not to perform certain optimizations
  - Tells the compiler not to use the cached version of the variable
  - Indicates that that variable can change asynchronously
- Some compilers allow you to declare everything as volatile
  - Don't! It's a substitute for good thinking
  - Can lead to less efficient code

- Don't blame the optimizer and don't turn it off
- If you are given a piece of code whose behavior is unpredictable
  - Look for declarations of volatile variables
  - Look for where you should declare a variable as volatile

